Assertions for Two clock cycles

[user60]

In reply to mpradhani:

How about:

    a_p_slow_clk_is_off : assert property (
      @(posedge clk10) !clk1[*20] |-> !out_slow_clk_is_off);
 

Regards
Srini