In reply to ben@SystemVerilog.us:
Like…How to write assertions for design without clock e.g Asynchronous FIFO.
What should the pre-requisites in mind before writing the assertions & the approach towards anything asysnchronous?
And can you please explain how sampling one signal(NOT a clock signal) with respect to other signal work?