what is antecedent and consequent in the assertion U intend to write…
I mean which signal you want to enable for one clock cycle?