Verification Academy
Assertion triggers on edge despite delay added
UVM
Delay
,
clock
,
UVM
,
assertion
cgales
March 23, 2018, 3:56pm
2
In reply to
Azmo
:
The statement ‘X=Y’ is an assignment. Do you mean ‘X==Y’?
show post in topic