Assertion to multi clock and condition checker

In reply to ben@SystemVerilog.us:
clear version