In reply to ben@SystemVerilog.us:
Hi Ben,
The one which you pointed is for the timing check.
In this case my clock is not 50% duty cycle. My data is single bit. I want to ensure that clk edge is in between the data. If data is changing, i can track the edges, the problem comes when it is stable data. Iam confused how to have both these scenarios in single assertion