Assertion to measure timing between two signals

[user49]

In reply to Anudeep J:

Draw a timing diagram. An example of measuring time is
https://verificationacademy.com/forums/systemverilog/system-verilog-assertion-timing-checks-between-signals