Assertion to check without using any clock, if signal A is high signal B must be high

SystemVerilog
, , , ,
2

In reply to shals:

immediate assertion + “disable iff !A” can help you solve