Assertion to check the "X" of a signal

SystemVerilog
,
1

I have two signals, sig1 and sig2.
sig2 goes “X” after n cycles sig1 goes high.
How do i write the assertion for that?

2

check out $isunknown method in SVA