Assertion to check stability of a signal for 'n' clocks

[Jayaraj]

In reply to ben@SystemVerilog.us:

Thanks Ben. I shall try and come back if any issues seen.