Assertion to check stability of a signal for 'n' clocks

SystemVerilog
,
3

In reply to ben@SystemVerilog.us:

Thank you Ben…