Assertion to check stability of a signal for 'n' clocks

In reply to ben@SystemVerilog.us:

Without the switch I cannot compile, tool suggested me to add -lca and then re-reun. Anyway, I’m not sure how to fix this issue with the tool. So, I will go with your suggestion of computing duty cycle again after one cycle.

Thanks Ben!