Assertion to check stability of a signal for 'n' clocks

SystemVerilog
,
10

In reply to ben@SystemVerilog.us:

Hi ben,

I want to check a signal “a” which should not remain high for more than 5 clock cycles otherwise throw an error. What should be the assertion for that.

Thanks in advance.