Assertion to check signal stability between 2 events

[yourcheers]

In reply to ben@SystemVerilog.us:

Thanks!