Assertion to check signal asserted for only one clock cycle

[abhishek.khule.seagate.com]

In reply to Dhruvesh.b:

perhaps in addition to your sva_p1 property, you want valid to be stable during negedge?

``` verilog

property p1;
  @(negedge clk) $stable(valid);
endproperty