Verification Academy
Assertion to check req holds until ack
SystemVerilog
throughout
,
SystemVerilog
,
assertion
,
Assertion-system-verilog
lisa97
February 15, 2021, 8:41am
12
In reply to
ben@SystemVerilog.us
:
I used the same clock
show post in topic