Verification Academy
Assertion to check req holds until ack
SystemVerilog
throughout
,
SystemVerilog
,
Assertion-system-verilog
,
assertion
ben2
February 15, 2021, 4:16am
11
In reply to
lisa.lalice
:
Is default clocking the same as @(posedge clk or a different clock.
show post in topic