Assertion to check req holds until ack

SystemVerilog
, , ,
10

In reply to ben@SystemVerilog.us:

Sorry Ben, that is a typo. I did add a default clocking in my assertion code and it still fail.