Verification Academy
Assertion to check pulse 2 inside pulse 1
SystemVerilog
SystemVerilog
,
Assertion-system-verilog
devil47
January 8, 2020, 10:52pm
7
How about this?
property p1; $rose(Pulse1) |-> Pulse2[=1] within Pulse1[*10:100]; endproperty
show post in topic