Assertion to check pulse 2 inside pulse 1

SystemVerilog
,
4

In reply to ben@SystemVerilog.us:

Hi Ben,

Seems like the property not able to fail for the occurrence of pulse 2 twice in pulse 1, i replicated the scenario in Eda playground ,please have a look.

link:: Edit code - EDA Playground

Thanks