Verification Academy
Assertion to check number of clock pulses
SystemVerilog
SystemVerilog
gv_bing
January 11, 2021, 10:06pm
11
In reply to
Srini @ CVCblr.com
:
Thank you Srini.
Agree, this is easier and cleaner, this works too.
show post in topic