Verification Academy
Assertion to check if signal toggles
SystemVerilog
SystemVerilog
,
assertion
taestytart
January 11, 2022, 2:28pm
5
In reply to
ben@SystemVerilog.us
:
Got it! Thank you
show post in topic