Assertion to check if signal toggles

In reply to ben@SystemVerilog.us:

Hi, thank you for the answer. From what I understand, when a goes from 0 to 1, b stays stable for 50 cycles. Is it possible to use rose and fell for ‘a’ in the condition?

($rose(a) || $fell(a) |->$stable(b) [*50]);