In reply to ben@SystemVerilog.us:
hai, ben.
here you are calling the assertion in the initial block right? initial block will execute only once at zero simulation time correct? then does the assertion checks only for first time?
please correct me if i am wrong in any way