In reply to ben@SystemVerilog.us:
Thanks Ben,
But I want assertion to happen whenever only a changes. It Should not trigger whenever b or c changes.
In reply to ben@SystemVerilog.us:
Thanks Ben,
But I want assertion to happen whenever only a changes. It Should not trigger whenever b or c changes.