Verification Academy
Assertion to check async signals toggling
SystemVerilog
SystemVerilog
user60
August 20, 2022, 7:23am
3
In reply to
Anudeep J
:
Try
always @(a) begin chk_b_same_as_a : assert (a <-> b); End
Cheers
Srini
show post in topic