Assertion to check async signals toggling

In reply to ben@SystemVerilog.us:

This is actually throwing an error(value doesnot match) when a,b,c transition exactly at same time. When I print the values both are getting different values. For Eg: If a and b move from x to 1, a gets 1 and b gets x. and its throwing an error