Assertion signal (a) and signal (b)

SystemVerilog
,
9

In reply to dvuvmsv:

Edaplayground says that I do not have permisison to view this page.
Copy code here, and I’ll look at it with my simulator.