Assertion signal (a) and signal (b)

In reply to ben@SystemVerilog.us:
Hi Ben,

ben_help - EDA Playground

I have made the code public

Thanks,
JeffD