Verification Academy
Assertion Question
SystemVerilog
SVA
,
SystemVerilog
ronankilakshmi
November 26, 2023, 10:49pm
3
Hello,
what does this mean in the above assertion property, #=#
Please assist.
show post in topic