Assertion property to check for toggle count of a signal between two control signals

SystemVerilog
, ,
2

In reply to ben@SystemVerilog.us:

Hi Ben
What is the problem in original code?
##1 rose(req) |-> strong(vld[=10] ##[1:] $rose(ack));

Thank you!