Assertion on Sva

In reply to bhj78:

so hindrance is checking for last time the variable a which is valid is high as it can go high n of time

Are you saying that for every occurrence of “a” then variable b occurs after 50 clock cycles?
Or, are you saying that if I have something like:


a[*3] ##1 !a then b after the last b? 
Pehaps something like: $rose(a) ##1 !a[->1] |-> ##50 b; 

Clarify your requirements
Ben Cohen
Ben@systemverilog.us
Link to the list of papers and books that I wrote, many are now donated.

or Links_to_papers_books - Google Docs

Getting started with verification with SystemVerilog