Assertion on req and gnt signals

[prashantk]

In reply to ben@SystemVerilog.us:

Thanks.Got it.