Verification Academy
Assertion for check between signals changing on different edges of same clock
SystemVerilog
different-edges
,
SystemVerilog
,
assertion
saurabh_s
June 20, 2020, 10:27pm
7
In reply to
rag123
:
Thanks a lot
show post in topic