Assertion for a signal to rise before an offset

SystemVerilog
, , , ,
4

In reply to sowmya.ragav:

I believe my assertion does that. My rewrite of the requirements says what you expressed, but is forward looking