Assertion for 2 to 1 multiplexer

SystemVerilog
,
1

Hi All,

What will be the sample-executable code for 2 to 1 multiplexer (mux) using concurrent assertion ? Can we just use PROPERTY or we must use sequence for writing 2:1 mux code ?