Assertion disable clause not working as expected

SystemVerilog
, , ,
2

In reply to DamianS:
You are dealing with tool specific behavior as this is not legal SystemVerilog code. Please contact your vendor as this Mentor sponsored forum is not for discussing tool specific issues.