In reply to Timus:
Your assertion reads like:
If in the cycle that both st equals a and cnt equals 0 then in the same cycle both st equals a and cnt is less than 5
In the cycle that the antecedent is true, the consequent will always be true.
It might help to explain your requirement in words rather than SystemVerilog code.