In reply to ben@SystemVerilog.us:
While I do agree with your points, I think that having to keep things separate like this is one of the reasons why some designers don’'t write assertions for their blocks. This was one of the reasons I quite like the concept of PSL (being able to embed assertions in comments in both languages - VHDL and Verilog).