An Immediate Assertion for Reset Value Check

SystemVerilog
7

In reply to ben@SystemVerilog.us:

Thanks so much Ben!

I am assuming that you are as uncomfortable with #1 hack as I am. :)

Thanks for looking into this.

Regards,