Alternative via "throughout" and "s_until_with"

SystemVerilog
,
3

In reply to ben@SystemVerilog.us:

is

$rose( grant) |-> grant && req[*0:$] ##1 !req;

same as

$rose( grant) |-> (grant && req)[*0:$] ##1 !req;

?