In reply to chr_sue:
I want to write concurrent assertions. Since we can’t do that in a class, so I want to access the reg model in my interface or a module. I want to use reg model to know the state of my DUT and then write assertions accordingly. For example, to see if interrupt is enabled by reading Interrupt enable register bit and then writing a check for the interrupt assertion. Something like this.