Accessing the UVM RAL model handle inside the testbench module

UVM
,
8

In reply to jasmine_ti:

What kind of immediate assertions on the register content do you mean?
Also using concurrent assertions to check the register content is unclear to me.
Could you please elaborate something more?