Accessing hierarichal nets inside system verilog packages

Hierarchical references are not allowed from a package by the LRM. I didn’t read the paper, but either the example is incorrect or it is out-of-date.