In reply to dave_59:
I am using UVM, and the reason for assigning the interfaces to a local virtual array is to
have the ability of using uvm_config_db::set with a for - loop. I’m pretty sure I can’t use
generate inside a system verilog file (as for the solution suggested). Am I wrong?