About casting ($cast) in system verilog

[r.srikrishnan]

can any one give detailed explanation about $cast ?
with examples

[dave_59]

In reply to r.srikrishnan:

SystemVerilog OOP for UVM Verification