In reply to ben@SystemVerilog.us:
Hi, Ben,
Sorry for the confusion, I actually just want to use initial begin as an example.
I didn’t have this initial begin code in my environment, the tolerance variable is passed in sequence.
I am learning how to use the SVA, so try to use concurrent assertion, but it can’t work as I expected, not sure what mistakes I made there …