A grant must at some time have been preceded by a request

SystemVerilog
, , ,
6

In reply to ben@SystemVerilog.us:
had a typo just fixed
sequence s_req;
rose(req) ##[1:] 1’b1; // endpoints at 1,2,… cycles after req
endsequence