A constraint to generate odd_even_odd....... etc sequence

SystemVerilog
, ,
8

In reply to ben@SystemVerilog.us:

Hmm looks like I’ve been using it willy-nilly, even though it might not be explicitly in the LRM. See Dave’s comment on this mantis item.