In reply to warnerrs:
What bothers me about your post is that you seem to derive the requirements (e.g. #cycle delay) off the design; that should really come off the requirements.
On the $past in the assign statement, you need a clock.
Go from requirements to design verification, and not from design to requirements. Maybe I am missing something here.
Ben Ben@systemverilog.us